"All Digital Dividing Ratio Changeable PLL Using Delay Clock Pulse with Low ..."

Mitsutoshi Yahara et al. (2006)
a service of  Schloss Dagstuhl - Leibniz Center for Informatics