"Design of a Register Cache System with an Open Source Process Design Kit ..."

Junji Yamada et al. (2017)

> Home

Details and statistics

DOI: 10.1587/TRANSELE.E100.C.232

access: closed

type: Journal Article

metadata version: 2025-10-14

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/YamadaJSGS17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/YamadaJSGS17
Junji Yamada, Ushio Jimbo, Ryota Shioya, Masahiro Goshima, Shuichi Sakai:
Design of a Register Cache System with an Open Source Process Design Kit for 45nm Technology. IEICE Trans. Electron. 100-C(3): 232-244 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.