"Decananometer Surrounding Gate Transistor (SGT) Scalability by Using an ..."

Yasue Yamamoto et al. (2006)

> Home

Details and statistics

DOI: 10.1093/IETELE/E89-C.4.560

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicet/YamamotoHNSM06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/YamamotoHNSM06
Yasue Yamamoto, Takeshi Hidaka, Hiroki Nakamura, Hiroshi Sakuraba, Fujio Masuoka:
Decananometer Surrounding Gate Transistor (SGT) Scalability by Using an Intrinsically-Doped Body and Gate Work Function Engineering. IEICE Trans. Electron. 89-C(4): 560-567 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.