"VLSI Implementation of a Complete Pipeline MMSE Detector for a 4 x 4 ..."

Shingo Yoshizawa, Yasushi Yamauchi, Yoshikazu Miyanaga (2008)

> Home

Details and statistics

DOI: 10.1093/IETFEC/E91-A.7.1757

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicet/YoshizawaYM08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/YoshizawaYM08
Shingo Yoshizawa, Yasushi Yamauchi, Yoshikazu Miyanaga:
VLSI Implementation of a Complete Pipeline MMSE Detector for a 4 x 4 MIMO-OFDM Receiver. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 91-A(7): 1757-1762 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.