"Simple Design Formula for Parallel Plate Mode Suppression by Ground ..."

Takeshi Yuasa, Tamotsu Nishino, Hideyuki Oh-Hashi (2005)

> Home

Details and statistics

DOI: 10.1093/IETELE/E88-C.7.1401

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicet/YuasaNO05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/YuasaNO05
Takeshi Yuasa, Tamotsu Nishino, Hideyuki Oh-Hashi:
Simple Design Formula for Parallel Plate Mode Suppression by Ground Via-Holes in Multi-Layered Packages. IEICE Trans. Electron. 88-C(7): 1401-1405 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.