"VLSI Architecture and Implementation for Speech Recognizer Based on ..."

Jhing-Fa Wang et al. (2002)

> Home

Details and statistics

DOI: —

access: closed

type: Journal Article

metadata version: 2024-07-29

- view
  - electronic edition @ ieice.org
- export record
  dblp key:
  - journals/ieiceta/WangWSWL02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieiceta/WangWSWL02
Jhing-Fa Wang, Jia-Ching Wang, An-Nan Suen, Chung-Hsien Wu, Fan-Min Li:
VLSI Architecture and Implementation for Speech Recognizer Based on Discriminative Bayesian Neural Network. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 85-A(8): 1861-1869 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.