Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID"PLL architecture with a composite PFD and variable loop filter."
Abdul Majeed Kottampara Kuppalath, Binsu J. Kailath (2018)
- Abdul Majeed Kottampara Kuppalath, Binsu J. Kailath
:
PLL architecture with a composite PFD and variable loop filter. IET Circuits Devices Syst. 12(3): 256-262 (2018)
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2020-12-29 18:15 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
