"Parallel architecture of power-of-two multipliers for FPGAs."

Stefania Perri et al. (2020)

> Home

Details and statistics

DOI: 10.1049/IET-CDS.2019.0246

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cds/PerriSFC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cds/PerriSFC20
Stefania Perri, Fanny Spagnolo, Fabio Frustaci, Pasquale Corsonello:
Parallel architecture of power-of-two multipliers for FPGAs. IET Circuits Devices Syst. 14(3): 381-389 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.