"Design of flip-flops with clock-gating and pull-up control scheme for ..."

Liang Geng, Jizhong Shen, Congyuan Xu (2016)

> Home

Details and statistics

DOI: 10.1049/IET-CDT.2015.0139

access: closed

type: Journal Article

metadata version: 2020-07-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cdt/GengSX16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cdt/GengSX16
Liang Geng, Jizhong Shen, Congyuan Xu:
Design of flip-flops with clock-gating and pull-up control scheme for power-constrained and speed-insensitive applications. IET Comput. Digit. Tech. 10(4): 193-201 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.