"Coupled variable-input LCG and clock divider-based large period ..."

Mangal Deep Gupta, Rajeev K. Chauhan (2021)

> Home

Details and statistics

DOI: 10.1049/CDT2.12027

access: open

type: Journal Article

metadata version: 2025-03-03

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/iet-cdt/GuptaC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cdt/GuptaC21
Mangal Deep Gupta, Rajeev K. Chauhan:
Coupled variable-input LCG and clock divider-based large period pseudo-random bit generator on FPGA. IET Comput. Digit. Tech. 15(5): 349-361 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.