"Low-power enhanced system-on-chip design for sequential minimal ..."

Chih-Hsiang Peng et al. (2015)

> Home

Details and statistics

DOI: 10.1049/IET-CDT.2013.0153

access: closed

type: Journal Article

metadata version: 2020-07-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cdt/PengLBWPBK15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cdt/PengLBWPBK15
Chih-Hsiang Peng, Po-Chuan Lin, Shovan Barma, Jhing-Fa Wang, Hong-Yuan Peng, K. Bharanitharan, Ta-Wen Kuan:
Low-power enhanced system-on-chip design for sequential minimal optimisation learning core with tri-layer bus and butterfly-path accelerator. IET Comput. Digit. Tech. 9(2): 93-100 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.