"Fundus image denoising using FPGA hardware architecture."

Amira Hadj Fredj et al. (2016)

> Home

Details and statistics

DOI: 10.1504/IJCAT.2016.077791

access: closed

type: Journal Article

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcat/FredjAMA16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcat/FredjAMA16
Amira Hadj Fredj, Mariem Ben Abdallah, Jihene Malek, Ahmad Taher Azar:
Fundus image denoising using FPGA hardware architecture. Int. J. Comput. Appl. Technol. 54(1): 1-13 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.