"A Hardware-efficient Weight Sampling Circuit for Bayesian Neural Networks."

Yuki Hirayama et al. (2020)

> Home

Details and statistics

DOI: —

access: open

type: Journal Article

metadata version: 2021-02-16

- view
  - electronic edition @ ijnc.org (open access)
- export record
  dblp key:
  - journals/ijnc/HirayamaAMT20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijnc/HirayamaAMT20
Yuki Hirayama, Tetsuya Asai, Masato Motomura, Shinya Takamaeda:
A Hardware-efficient Weight Sampling Circuit for Bayesian Neural Networks. Int. J. Netw. Comput. 10(2): 84-93 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.