"Software-hardware co-design for accelerating large-scale graph ..."

Shaolin Ran et al. (2023)

> Home

Details and statistics

DOI: 10.1016/J.NEUCOM.2023.02.032

access: closed

type: Journal Article

metadata version: 2023-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijon/RanZDCZ23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijon/RanZDCZ23
Shaolin Ran, Beizhen Zhao, Xing Dai, Cheng Cheng, Yong Zhang:
Software-hardware co-design for accelerating large-scale graph convolutional network inference on FPGA. Neurocomputing 532: 129-140 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.