"Architecture and Application-Aware Management of Complexity of Mapping ..."

Sharad Sinha, Thambipillai Srikanthan (2014)

> Home

Details and statistics

DOI: 10.1155/2014/564924

access: open

type: Journal Article

metadata version: 2020-04-02

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ijrc/SinhaS14a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijrc/SinhaS14a
Sharad Sinha, Thambipillai Srikanthan:
Architecture and Application-Aware Management of Complexity of Mapping Multiplication to FPGA DSP Blocks in High Level Synthesis. Int. J. Reconfigurable Comput. 2014: 564924:1-564924:14 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.