"Energy-efficient High-level Synthesis for HDR Architecture with ..."

Hiroyuki Akasaka et al. (2015)

> Home

Details and statistics

DOI: 10.11185/IMT.10.1

access: closed

type: Journal Article

metadata version: 2024-08-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/imt/AkasakaAYT15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/imt/AkasakaAYT15
Hiroyuki Akasaka, Shin-ya Abe, Masao Yanagisawa, Nozomu Togawa:
Energy-efficient High-level Synthesis for HDR Architecture with Multi-stage Clock Gating. Inf. Media Technol. 10(1): 1-7 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.