"Hardware design of LIF with Latency neuron model with memristive STDP ..."

Simone Acciarito et al. (2017)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2017.05.006

access: closed

type: Journal Article

metadata version: 2022-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/AcciaritoCCNFKR17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/AcciaritoCCNFKR17
Simone Acciarito, Gian Carlo Cardarilli, Alessandro Cristini, Luca Di Nunzio, Rocco Fazzolari, Gaurav Mani Khanal, Marco Re, Gianluca Susi:
Hardware design of LIF with Latency neuron model with memristive STDP synapses. Integr. 59: 81-89 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.