"High-speed binary coded decimal digit multipliers with multiple error ..."

Zahra Yazdanian Amiri, Mojtaba Valinataj (2023)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2023.102073

access: closed

type: Journal Article

metadata version: 2023-10-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/AmiriV23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/AmiriV23
Zahra Yazdanian Amiri, Mojtaba Valinataj:
High-speed binary coded decimal digit multipliers with multiple error detection. Integr. 93: 102073 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.