"Hardware-efficient algorithm and architecture design with memory and ..."

Cheng-Tsung Chang et al. (2023)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2023.05.005

access: closed

type: Journal Article

metadata version: 2023-07-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/ChangCCCY23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/ChangCCCY23
Cheng-Tsung Chang, Pin-Wei Chen, Wen-Long Chin, Shih-Hsiang Chou, Yu-Hua Yang:
Hardware-efficient algorithm and architecture design with memory and complexity reduction for semi-global matching. Integr. 92: 99-105 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.