"The synthesis method of logic circuits based on the iMemComp gates."

Xiaole Cui et al. (2020)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2020.01.007

access: closed

type: Journal Article

metadata version: 2024-02-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/CuiLCWLK20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/CuiLCWLK20
Xiaole Cui, Qiujun Lin, Xiaoxin Cui, Feng Wei, Xiaoyan Liu, Jinfeng Kang:
The synthesis method of logic circuits based on the iMemComp gates. Integr. 74: 115-126 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.