"Efficient CNFET-based ternary logic design with emphasis on half-adder and ..."

Najibullah Fazeli, Mehdi Bekrani, Mohammadreza Fathollahi (2025)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2025.102441

access: closed

type: Journal Article

metadata version: 2025-07-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/FazeliBF25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/FazeliBF25
Najibullah Fazeli, Mehdi Bekrani, Mohammadreza Fathollahi:
Efficient CNFET-based ternary logic design with emphasis on half-adder and multiplier circuits. Integr. 104: 102441 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.