"Time-domain writing architecture for multilevel RRAM cells resilient to ..."

Amadeo de Gracia Herranz, Marisa López-Vallejo (2020)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2020.07.001

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/HerranzL20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/HerranzL20
Amadeo de Gracia Herranz, Marisa López-Vallejo:
Time-domain writing architecture for multilevel RRAM cells resilient to temperature and process variations. Integr. 75: 141-149 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.