"Exploiting bounds optimization for the semi-formal verification of analog ..."

Ons Lahiouel et al. (2017)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2017.06.008

access: closed

type: Journal Article

metadata version: 2020-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/LahiouelAZT17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/LahiouelAZT17
Ons Lahiouel, Henda Aridhi, Mohamed H. Zaki, Sofiène Tahar:
Exploiting bounds optimization for the semi-formal verification of analog circuits. Integr. 59: 135-147 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.