"Improving the performance of transmission gate and hybrid CMOS Full Adders ..."

Manan Mewada, Mazad Zaveri, Rajesh Amratlal Thakker (2019)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2019.09.002

access: closed

type: Journal Article

metadata version: 2021-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/MewadaZT19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/MewadaZT19
Manan Mewada, Mazad Zaveri, Rajesh Amratlal Thakker:
Improving the performance of transmission gate and hybrid CMOS Full Adders in chain and tree structure architectures. Integr. 69: 381-392 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.