"An integrated DFT solution for power reduction in scan test applications ..."

Mahshid Mojtabavi Naeini et al. (2017)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2016.12.009

access: closed

type: Journal Article

metadata version: 2020-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/NaeiniDOYI17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/NaeiniDOYI17
Mahshid Mojtabavi Naeini, Sreedharan Baskara Dass, Chia Yee Ooi, Tomokazu Yoneda, Michiko Inoue:
An integrated DFT solution for power reduction in scan test applications by low power gating scan cell. Integr. 57: 108-124 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.