"A fully integrated VLSI architecture using chaotic PWM for RF transmitter ..."

P. Meenakshi Vidya, S. Sudha (2022)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2021.12.003

access: closed

type: Journal Article

metadata version: 2022-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/VidyaS22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/VidyaS22
P. Meenakshi Vidya, S. Sudha:
A fully integrated VLSI architecture using chaotic PWM for RF transmitter design with electromagnetic interference reduction. Integr. 83: 33-45 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.