"Efficient hardware task migration for heterogeneous FPGA computing using ..."

Hoang Gia Vu, Takashi Nakada, Yasuhiko Nakashima (2021)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2020.11.011

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/VuNN21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/VuNN21
Hoang Gia Vu, Takashi Nakada, Yasuhiko Nakashima:
Efficient hardware task migration for heterogeneous FPGA computing using HDL-based checkpointing. Integr. 77: 180-192 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.