"High-performance unified modular multiplication algorithm and hardware ..."

Shilei Zhao et al. (2024)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2023.102124

access: closed

type: Journal Article

metadata version: 2024-07-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/ZhaoHLYHM24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/ZhaoHLYHM24
Shilei Zhao, Diankun Hu, Zhiwei Liu, Bin Yu, Hai Huang, Chao Ma:
High-performance unified modular multiplication algorithm and hardware architecture over G(2m). Integr. 96: 102124 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.