"Efficient Power- and Area-Optimized 800-Spin Ising Chip for Solving ..."

Yuan-Ho Chen et al. (2025)

> Home

Details and statistics

DOI: 10.1109/JIOT.2025.3595927

access: closed

type: Journal Article

metadata version: 2025-11-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iotj/ChenYNL25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iotj/ChenYNL25
Yuan-Ho Chen, Yu-Jie Yen, Chin-Fu Nien, Chao-Sung Lai:
Efficient Power- and Area-Optimized 800-Spin Ising Chip for Solving Combinatorial Optimization Problems Using Multirun Decremental Annealing. IEEE Internet Things J. 12(20): 42965-42974 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.