"A New PVT-Resistant Mixed-Signal Circuit Capable of Detecting Clock ..."

Kai-Fong Jian et al. (2025)

> Home

Details and statistics

DOI: 10.1109/JIOT.2025.3591426

access: closed

type: Journal Article

metadata version: 2025-10-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iotj/JianCCY25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iotj/JianCCY25
Kai-Fong Jian, Pao-Ying Cheng, Paul C.-P. Chao, Chun-Heng You:
A New PVT-Resistant Mixed-Signal Circuit Capable of Detecting Clock Glitches on IoT Devices Which Shorten the Clock Period by 0.9 ns Only. IEEE Internet Things J. 12(19): 40884-40893 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.