"Low power area optimized and high speed carry select adder using optimized ..."

> Home

Details and statistics

DOI: 10.1007/S12652-020-02062-3

access: closed

type: Withdrawn Item

metadata version: 2022-07-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jaihc/SakthivelR21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jaihc/SakthivelR21
(Withdrawn) Low power area optimized and high speed carry select adder using optimized half sum and carry generation unit for FIR filter. J. Ambient Intell. Humaniz. Comput. 12(5): 5513-5524 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.