![](https://dblp.dagstuhl.de/img/logo.ua.320x120.png)
![](https://dblp.dagstuhl.de/img/dropdown.dark.16x16.png)
![](https://dblp.dagstuhl.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.dagstuhl.de/img/search.dark.16x16.png)
![search dblp](https://dblp.dagstuhl.de/img/search.dark.16x16.png)
default search action
"An inter-FPGA communication bus with error detection and dynamic clock ..."
Lucas T. Melo et al. (2015)
- Lucas T. Melo, S. H. C. Santana, Abel G. Silva-Filho, Manoel Eusébio de Lima, Victor Wanderley Costa de Medeiros, Marcelo L. M. Marinho
:
An inter-FPGA communication bus with error detection and dynamic clock phase adjustment. J. Braz. Comput. Soc. 21(1): 12:1-12:11 (2015)
![](https://dblp.dagstuhl.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.