"High Speed Min/Max Architecture Based on a Novel Comparator in ..."

Amir Fathi, Abdollah Khoei, Khayrollah Hadidi (2015)

> Home

Details and statistics

DOI: 10.1142/S0218126615500486

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/FathiKH15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/FathiKH15
Amir Fathi, Abdollah Khoei, Khayrollah Hadidi:
High Speed Min/Max Architecture Based on a Novel Comparator in 0.18-μm CMOS Process. J. Circuits Syst. Comput. 24(4): 1550048:1-1550048:17 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.