"A Survey of Low-voltage Low-Power Techniques and Challenges for CMOS ..."

Yu-Cherng Hung, Shao-Hui Shieh, Chiou-Kou Tung (2011)

> Home

Details and statistics

DOI: 10.1142/S0218126611007104

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/HungST11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/HungST11
Yu-Cherng Hung, Shao-Hui Shieh, Chiou-Kou Tung:
A Survey of Low-voltage Low-Power Techniques and Challenges for CMOS Digital Circuits. J. Circuits Syst. Comput. 20(1): 89-105 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.