default search action
"Leakage-Aware Modulo Scheduling for Embedded VLIW Processors."
Yong Guan, Jingling Xue (2011)
- Yong Guan, Jingling Xue:
Leakage-Aware Modulo Scheduling for Embedded VLIW Processors. J. Comput. Sci. Technol. 26(3): 405-417 (2011)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.