"An Efficient VLSI Architecture for Motion Compensation of AVS HDTV Decoder."

Junhao Zheng et al. (2006)

> Home

Details and statistics

DOI: 10.1007/S11390-006-0370-8

access: closed

type: Journal Article

metadata version: 2017-05-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcst/ZhengDZX06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcst/ZhengDZX06
Junhao Zheng, Lei Deng, Peng Zhang, Don Xie:
An Efficient VLSI Architecture for Motion Compensation of AVS HDTV Decoder. J. Comput. Sci. Technol. 21(3): 370-377 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.