"Hardware Efficient Architecture with Variable Block Size for Motion ..."

Nehal N. Shah, Harikrishna Singapuri, Upena D. Dalal (2016)

> Home

Details and statistics

DOI: 10.1155/2016/5091519

access: open

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/jece/ShahSD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jece/ShahSD16
Nehal N. Shah, Harikrishna Singapuri, Upena D. Dalal:
Hardware Efficient Architecture with Variable Block Size for Motion Estimation. J. Electr. Comput. Eng. 2016: 5091519:1-5091519:11 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.