"Reliability improvement of logic and clock paths in power-efficient designs."

Senthil Arasu et al. (2014)

> Home

Details and statistics

DOI: 10.1145/2543749.2543751

access: closed

type: Journal Article

metadata version: 2020-06-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jetc/ArasuNRCKC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jetc/ArasuNRCKC14
Senthil Arasu, Mehrdad Nourani, Vijay Reddy, John M. Carulli Jr., Gautam Kapila, Min Chen:
Reliability improvement of logic and clock paths in power-efficient designs. ACM J. Emerg. Technol. Comput. Syst. 10(1): 3:1-3:23 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.