"Design of Low Power Parallel Multiplier."

Rahul M. Badghare et al. (2009)

> Home

Details and statistics

DOI: 10.1166/JOLPE.2009.1002

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jolpe/BadghareMDP09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jolpe/BadghareMDP09
Rahul M. Badghare, Sanjiv Kumar Mangal, Raghavendra B. Deshmukh, Rajendra M. Patrikar:
Design of Low Power Parallel Multiplier. J. Low Power Electron. 5(1): 31-39 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.