"Wafer-scale integration and two-level pipelined implementations of ..."

H. T. Kung, Monica S. Lam (1984)

> Home

Details and statistics

DOI: 10.1016/0743-7315(84)90010-8

access: closed

type: Journal Article

metadata version: 2020-04-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jpdc/KungL84
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jpdc/KungL84
H. T. Kung, Monica S. Lam:
Wafer-scale integration and two-level pipelined implementations of systolic arrays. J. Parallel Distributed Comput. 1(2): 32-63 (1984)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.