Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Hardware-Efficient and Highly Reconfigurable 4- and 2-Track Fault-Tolerant ..."

Nihar R. Mahapatra, Shantanu Dutt (2001)

> Home

Details and statistics

DOI: 10.1006/JPDC.2001.1702

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jpdc/MahapatraD01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jpdc/MahapatraD01
Nihar R. Mahapatra, Shantanu Dutt:
Hardware-Efficient and Highly Reconfigurable 4- and 2-Track Fault-Tolerant Designs for Mesh-Connected Arrays. J. Parallel Distributed Comput. 61(10): 1391-1411 (2001)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.