"Hardware accelerator for VVC/H.266 residual syntax elements: a unified and ..."

Gabriel Bitencourt Cardoso et al. (2025)

> Home

Details and statistics

DOI: 10.1007/S11554-025-01733-8

access: closed

type: Journal Article

metadata version: 2025-07-31

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jrtip/CardosoHTGWMBR25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jrtip/CardosoHTGWMBR25
Gabriel Bitencourt Cardoso, Heitor Mauro Chavez Huarachi, Daniel Felipe Tomm, Jiovana Sousa Gomes, Rodrigo N. Wuerdig, Marcelo Romero de Moraes, Sergio Bampi, Fábio Luís Livi Ramos:
Hardware accelerator for VVC/H.266 residual syntax elements: a unified and resource-efficient architecture. J. Real Time Image Process. 22(4): 151 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.