"FPGA/DSP-based implementation of a high-performance multi-channel counter."

Federico Baronti et al. (2009)

> Home

Details and statistics

DOI: 10.1016/J.SYSARC.2009.03.002

access: closed

type: Journal Article

metadata version: 2020-02-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/BarontiLRS09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/BarontiLRS09
Federico Baronti, Andrea Lazzeri, Roberto Roncella, Roberto Saletti:
FPGA/DSP-based implementation of a high-performance multi-channel counter. J. Syst. Archit. 55(5-6): 310-316 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.