"Task mapping and scheduling for network-on-chip based multi-core platform ..."

Navonil Chatterjee, Suraj Paul, Santanu Chattopadhyay (2018)

> Home

Details and statistics

DOI: 10.1016/J.SYSARC.2018.01.002

access: closed

type: Journal Article

metadata version: 2020-02-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/ChatterjeePC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/ChatterjeePC18
Navonil Chatterjee, Suraj Paul, Santanu Chattopadhyay:
Task mapping and scheduling for network-on-chip based multi-core platform with transient faults. J. Syst. Archit. 83: 34-56 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.