"Post-synthesis back-annotation of timing information in behavioral VHDL."

Petru Eles et al. (1997)

> Home

Details and statistics

DOI: 10.1016/S1383-7621(96)00073-2

access: closed

type: Journal Article

metadata version: 2020-05-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/ElesKPD97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/ElesKPD97
Petru Eles, Krzysztof Kuchcinski, Zebo Peng, Alexa Doboli:
Post-synthesis back-annotation of timing information in behavioral VHDL. J. Syst. Archit. 42(9-10): 725-741 (1997)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.