"Reducing cache and TLB power by exploiting memory region and privilege ..."

Zhen Fang et al. (2013)

> Home

Details and statistics

DOI: 10.1016/J.SYSARC.2013.04.002

access: closed

type: Journal Article

metadata version: 2025-07-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/FangZJLI0L13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/FangZJLI0L13
Zhen Fang, Li Zhao, Xiaowei Jiang, Shih-Lien Lu, Ravi R. Iyer, Tong Li, Seung Eun Lee:
Reducing cache and TLB power by exploiting memory region and privilege level semantics. J. Syst. Archit. 59(6): 279-295 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.