"System performance evaluation by combining RTC and VHDL simulation: A case ..."

Godofredo R. Garay et al. (2013)

> Home

Details and statistics

DOI: 10.1016/J.SYSARC.2013.09.006

access: closed

type: Journal Article

metadata version: 2020-06-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/GarayODCA13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/GarayODCA13
Godofredo R. Garay, Julio Ortega Lopera, Antonio F. Díaz, Luis Corrales, Vicente Alarcón Aquino:
System performance evaluation by combining RTC and VHDL simulation: A case study on NICs. J. Syst. Archit. 59(10-D): 1277-1298 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.