"An improved reconfiguration algorithm for degradable VLSI/WSI arrays."

Wu Jigang, Thambipillai Srikanthan (2003)

> Home

Details and statistics

DOI: 10.1016/S1383-7621(03)00041-9

access: closed

type: Journal Article

metadata version: 2020-05-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/JigangS03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/JigangS03
Wu Jigang, Thambipillai Srikanthan:
An improved reconfiguration algorithm for degradable VLSI/WSI arrays. J. Syst. Archit. 49(1-2): 23-31 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.