"Verification and validation of hierarchical CMOS gate array layouts."

Michael Payer (1987)

> Home

Details and statistics

DOI: 10.1016/0165-6074(87)90076-7

access: closed

type: Journal Article

metadata version: 2022-08-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/Payer87
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/Payer87
Michael Payer:
Verification and validation of hierarchical CMOS gate array layouts. Microprocess. Microprogramming 21(1-5): 445-452 (1987)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.