"FPGA-based architecture for the real-time computation of 2-D convolution ..."

F. Javier Toledo-Moreo et al. (2012)

> Home

Details and statistics

DOI: 10.1016/J.SYSARC.2012.06.002

access: closed

type: Journal Article

metadata version: 2024-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/Toledo-MoreoMGF12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/Toledo-MoreoMGF12
F. Javier Toledo-Moreo, J. Javier Martínez-Álvarez, F. Javier Garrigós-Guerrero, José Manuel Ferrández de Vicente:
FPGA-based architecture for the real-time computation of 2-D convolution with large kernel size. J. Syst. Archit. 58(8): 277-285 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.